We have analyzed the dominant noise sources in the driving circuit of an uncooled infrared radiation focal plane array fabricated on a silicon-on-insulator (SOI) substrate by 0.35 μm CMOS technology and bulk-micromachining. We found no noise property of SOI-MOSFET inferior compared to those of NMOSs formed on SOI and bulk substrate, respectively. In addition, we reduced the total noise of the sensor chip by designing the current source NMOS sufficiently large, and optimized the operating current of pixel pn-junctions. key words: infrared, focal plane array, MEMS
Introduction
Recently, many kinds of microelectromechanical system (MEMS)-based sensor devices, such as acceleration sensors and pressure sensors, have been developed. Among them, the uncooled infrared radiation (IR) focal plane array (FPA), utilizing MEMS technologies for pixel structures, has attracted wide interest because of its potentially wide application field [1] , [2] .
The uncooled IRFPA is an imaging device, which converts the temperature rise of each pixel caused by incident infrared absorption into electric signal with thermoelectric converters. Usually, both the IR absorbing structure and thermoelectric converter in a pixel are thermally isolated from the substrate by surface-micromachining or bulk-micromachining techniques. Such thermally isolated pixel structure is essential for converting small IR irradiation to a sufficiently large pixel temperature rise [3] .
To diversify the application of uncooled IRFPAs from the current security/surveillance, automotive, and defense fields to the future mass market, the next-generation IRFPA requires further system size/cost reduction, scale-up of the pixel number, and signal-to-noise ratio (SNR) improvement. In this paper, we focus on the SNR improvement by reducing the noise of analog pixel driving circuits formed on SOI substrate. We analyzed the noise of constant current source MOSFET formed on SOI substrate, which was one of the dominant noise sources in our IRFPA chip [4] . Figure 1 shows the optical micrograph of the sensor chip, and the top view of 3 by 2 IR detection pixels. The imaging area contains 160 × 120 IR detecting pixels. The on-chip driving and readout circuit area contains the vertical and the horizontal registers, and the integration read-out circuit. Figure 2 shows the cross-sectional image of an IR detecting pixel, driving circuit, and read-out circuit. The devices were fabricated on SOI substrate with 400 nm-thick silicon layer and 150 nm-thick buried oxide layer. The cen- Fig. 1 Schematic cross section of an IR detection pixel, the read-out circuit, and the driving circuit. tral part of the pixel is the IR absorbing cell, which is thermally isolated by anisotropic etching of silicon substrate beneath the cell. The driving circuit and the reading circuit are formed on the side of pixel area.
The absorbing films consisting of silicon dioxide and silicon nitride on the cells absorb the incident infrared light, which generates the temperature variation of several mK while a target has temperature difference of 1 K. Twelve pn junctions in a sensor cell are formed in the single-crystal SOI layer and serially connected, which work as thermoelectric converters. Those p-n junctions, which are based on standard CMOS technology, could show better uniformity of detector characteristics and lower noise property than those of other bolometer devices [5] .
Current Source Driving of Pixels
The pixel driving and read-out circuit and their operation based on the column parallel architecture are shown in Fig. 3 . At the beginning of one vertical line period, the integrating capacitor is charged at constant reset voltage (V reset DC ) with V reset pulse. Then the vertical shift register supplies the bias voltage to IR detection p-n junctions with V clk pulse. The constant current (I f ) is supplied to the biased p-n junctions by the constant current source. The vertical signal line voltage reflecting to the p-n junctions forward voltage (V f ) changes the gate voltage of the column amplifier via the coupling capacitor. The stored charge in the integrating capacitor flows through the drain-source of the column amp to the ground according to the amplifier gate voltage. At the end of the integration, the voltage of the integrating capacitor is read out by the horizontal shift register (H sel ).
The serially connected 12 p-n junctions are driven by the constant current source SOI-MOFET. The I f of the series diodes is described as follows; Fig. 3 The schematic of the series p-n diodes driving circuit, the read-out circuit, and the timing diagram.
where A 0 is the temperature-independent constant value, T is the temperature, E g is the energy band gap of Si, k is the Boltzmann constant, q is the elementary charge, V f is the p-n junction diode forward voltage, and n is the number of series diodes [6] . When I f is constant, temperature (T ) rise of the diodes by the IR irradiation decreases the diode forward voltage (V f ). From the Eq. (1), this variation of the diode forward voltage by the temperature change (dV f /dT) is approximately described as follows:
In the IRFPA chip, this change of forward voltage (dV f ) is amplified by the column amplifier and then read out as an IR signal voltage. The dV f is as slight as only 100 μV of V f shift according to the Eq. (1). So the current noise contamination generated in the constant current source MOSFET should be sufficiently small for sensing highly accurate V f shift, which determines the temperature resolution.
Low-Frequency Noise of MOSFET
The dominant noise at the low-frequency operation of MOS-FET or pn-junction is often called 1/f noise (also called flicker noise) because it is known to be inversely proportional to the frequency. In particular, MOSFET is known to generate relatively high noise originating from the trapping and detrapping of carriers at the defects in the interface between the gate oxide and the silicon substrate. The 1/f noise of Si pn-junction in forward operation is also known [7] . However, in our IRFPA, forward current of pn-junctions was designed to go through the single-crystal silicon to avoid excess noise generation from the interface traps. So the noise level of the pn-junctions is much lower than that of MOS-FET.
The 1/f noise of MOSFET is modeled as noise current power spectral density (PSD) (S id (A 2 /Hz) in BSIM3v3 Spice2 model resolution [8] .
where I D is the drain current density, C ox is the capacity of the gate oxide per unit area, L is the gate length (effective channel length), and f is the frequency. KF, AF, and EF are empirical parameters specified by process conditions. In particular, the proportional factor KF is known to depend strongly on the fabrication process and substrate. The root mean square (RMS) current noise (I f n (A)) is often utilized to estimate the effect of noises and it is determined by integrating S id in the band width ( f 1 -f 2 ) as follows:
Noise from Current Source
Due to such current noises (I f n ), the diode forward current and diode forward voltage are swung, which are converted to the noise V f n as follows:
where dV f / dI f is the dynamic resistance of series diodes. In our IRFPA chip, the high-frequency noise could be cancelled sufficiently because the signal from pixels is integrated in the integrating capacitor for several tens of microseconds as shown in Fig. 3 . However, the low-frequency noise could not be canceled by the circuit itself, which caused SNR degradation. This paper focuses on the noise of MOSFET formed on SOI, because there have been few reports to evaluate the SOI-MOSFET noise in the case of the combination of the pn-junction for the analog sensor devices. The effects of substrates and the design of the MOSFET were examined to evaluate the SOI-MOSFET noise characterization. Then, the influence on the IRFPA SNR was also estimated as described in the following section.
Characterization of SOI-MOSFET Noise

Noise Measurement
Noise current power spectral density (PSD) was measured with the spectrum analyzer, the low-noise bias source, and the low-noise amplifier unit. The measurement system was shielded enough to prevent the measurement noise contamination.
To measure the MOSFET noise at the same condition as driving pixels in the chip, drain-source current (I ds ) was kept constant during measurement. The I ds condition was varied from 1 to 100 μA by changing the gate voltage to reveal the effect of the drain current value on the noise. The drain voltage was fixed at 4.0 V throughout all measurements.
Comparing SOI and Bulk Substrates
To confirm the influence of substrates, the noise of the NMOS formed on SOI and bulk substrates were measured, respectively. Both were formed in the identical CMOS process for the comparison. The gate sizes of the NMOS were designed to be 5 μm in length and 30 μm in width. Figure 4 shows the measured current noise PSD of NMOS fabricated on the SOI and the bulk substrates at 10 Hz as a function of drain current. The remarkable deterioration of the noise property in the SOI was not found in the measurement. The S id was proportional to I 1.12 ds .
Gate Size Dependence
In order to investigate the influence of the gate size, we measured noise current PSD at 10 Hz of SOI-NMOS made for the designed gate sizes (gate length L=1.5-10 μm, and gate width W=2-10 μm).
The noise measurement results of NMOS are shown in Fig. 5 in relation to the gate length. Within these ranges of gate size, noise current PSD was almost inversely proportional to the square of the gate length, and showed little dependence on the gate width, which implies that the fitting by the Eq. (3) was admissible. Therefore, supposing that S id was proportional to the square of the gate length, empirical parameters (KF, AF, EF) were determined by fitting the measured noise current PSD of NMOSs (L=1.5, 2.5, 10 μm, W=10 μm). As a result, KF, AF, and EF were 3.50 × 10 −27 , 1.12, and 0.89, respectively.
Chip Output Noise
Chip Output Noise Measurement
The SNR differences regarding the gate length and drain current value of the constant current source NMOS were also examined with our sensor chip. We developed several test circuits with different gate length of constant current source on the sensor chip for this examination. In this measurement, the change in standard deviation of the IRFPA camera output digital signal was measured in the condition of no IR irradiation to the chip. The 600 frame data of 160 × 120 pixels output value were utilized for the noise evaluation.
Noise Decrement by the Driving Current and Gate
Length Figure 6 shows the normalized noise from the current source as a function of the drain current of the current source at the gate length of 5, 11, and 22 μm. At the same drain current, the amount of the output noise decreased as the gate length increased. At each gate length, the noise decreased as the current value increased.
For the long gate sample, the noise value was saturated in the region of large current value. This could be attributed to the current source noise decrease below the other noise sources (ex. column amplifier, camera, etc.) Therefore, the noise from the current source NMOS was no longer predominant to determine the SNR of this IRFPA chip. 
Trade-Off between Noise and Sensitivity
It should be noted that the IR sensitivity degrades as the constant current increases. From Eq. (2), the thermoelectric coefficient dV f /dT decreases as the constant current (I f ) increases. For instance, dV f /dT decreases by 14% as the I f increases from 1 μA to 10 μA at the 30
• C. However, the rate of the noise (V f n ) decreases by increasing I f is always higher than the rate of sensitivity decrease from Eqs. (2) and (5) . Then the sensor SNR was improved by increasing I f .
Actually, considering the negative effect from other noise sources, the sensitivity degradation by I f increasing amplified the impact of other noise sources on the SNR degradation. This indicates that the best current condition was determined to find the condition in which the current source noise was almost equal to the noise floor determined from other noises.
Moreover, the large I f correspondent to the large V f needs the large bias voltage. However, there is generally the restriction of the power-supply voltage.
Optimization Result of SNR
Based on the result of the precedent chip output noise decrements, we developed the new IRFPA chips with different current source gate design to examine the SNR improvement. Though we designed imaging area with further scaleup of pixel number (320 × 240) simultaneously, the driving and the read-out circuit design were identical with the previous design as shown in Fig. 3 , with the exception of the current source gate length. Figure 7 shows the measured NETD of the new IRFPA chip with the current source gate length of 5 μm and 22 μm at the identical operation driving condition.
The NETD was improved from 0.55 K (the average value of several chips) with the gate length 5 μm to 0.25 K Fig. 6 Normalized noise from the current source as a function of the drain current of current source. with the gate length 22 μm.
Finally, the specification of our IRFPA chip with 22 μm current source gate is summarized in Table 1 and the obtained thermal image is shown in Fig. 8 . The obtained NETD 0.25 K was not so advanced compared with the prior works [1] , [2] . However, it is possible to improve the NETD further by decreasing the noise from other noise sources and uging digital filters.
Conclusion
We have analyzed the noise from the constant current source, which was the predominant noise source in the driving circuit of uncooled IRFPA fabricated on SOI substrate by 0.35 μm CMOS technology and bulk-micromachining.
Remarkable noise difference between SOI and bulk substrates was not found in our process. The noise current PSD was inversely proportional to square of the gate length (L 2 ) and dependence on the gate width was slight.
In the IRFPA chip (160 × 120 pixels), the noise reduction was also confirmed by increasing the gate length and the current value. For the gate length of 22 μm, the maximum improvement of SNR was 3 times compared with the 5 μm of the gate current source.
In the further scale-up of pixel number (320 × 240) IRFPA chip, the NETD was improved from 0.55 K (the average value of several chips) with the gate length 5 μm to 0.25 K with the gate length 22 μm.
